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Abstract 
All-electrodeposited ZnS, CdS and CdTe thin layers have been incorporated in a graded 
bandgap solar cell structure of glass/FTO/n-ZnS/n-CdS/n-CdTe/Au have been fabricated and 
an average conversion efficiency of 14.18% was achieved under AM1.5 illuminated 
condition. Based on former work in which 10% conversion efficiency was reported, 
optimisation has been made to the semiconductor layers, precursors, thicknesses and the post-
growth treatment. These results demonstrate the advantages of multi-layer graded bandgap 
device configuration and the inclusion of gallium based post-growth treatment 
(CdCl2+Ga2(SO4)3) on the CdS/CdTe-based device structure. The fabricated devices were 
characterised using both current-voltage (I-V) and capacitance-voltage (C-V) techniques. 
Under dark I-V condition, a rectification factor (R.F.) of 10
4.8
, ideality factor (n) of 1.60 and a 
barrier height (ϕb) >0.82 eV were observed. Under AM1.5 illuminated I-V condition, short-
circuit current density (Jsc) of 34.08 mAcm
-2
, open-circuit voltage (Voc) of 730 mV, fill-factor 
(FF) of 0.57 and conversion efficiency of 14.18% were observed. Under dark C-V condition, 
doping density (ND) of 7.79×10
14
 cm
-3
 and a depletion width (W) of 1092 nm were achieved. 
In addition, the work demonstrates the capability of two-electrode system as a simplification 
to the conventional three-electrode system in the electrodeposition of semiconductors.  
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1 Introduction 
With a focus on effective cost reduction and increase in photovoltaic device efficiency, 
electrodeposition emerges as one of the semiconductor deposition techniques that show such 
potential (Basol, 1984; Dharmadasa, 2013; Lincot, 2005). Electrodeposition (ED) of II-VI 
semiconductor heterojunctions such as the well-known CdS/CdTe have been well explored 
and published in the literature (Basol, 1984; Ou et al., 1984) with one of its characteristics 
being its nucleation process. The nucleation of electroplated semiconductor on a conducting 
substrate starts at the peaks of the rough surface and spreads out through to the lowest valley 
resulting into layers with columnar nature (Dharmadasa et al., 2014). With main emphasis on 
CdS window material, literature shows the detrimental effect of low ED-CdS thickness (~50 
nm) on the electronic properties of fabricated CdS/CdTe based solar cell (A A Ojo et al., 
2017) as compared to the other deposition techniques (Granata and Sites, 2000; Lee et al., 
1987). Due to the parasitic absorption relative to increasing thickness (Ferekides et al., 2005; 
Granata and Sites, 2000) and increase in pinhole density associated with thinner CdS layers 
(Granata and Sites, 2000; A A Ojo et al., 2017), the incorporation of a wider bandgap buffer 
layer is necessitated. As documented in the literature, buffer layers such as ZnO, ZnS, Zn1-
XSnXO, Zn2SnO4, SnO2 (Colegrove et al., 2012; Echendu and Dharmadasa, 2015; Gupta and 
Compaan, 2004; Major and Durose, 2013; Manzoli et al., 2007; Wu et al., 1999) amongst 
others have been explored. Focusing on electrodeposition technique, the incorporation of ZnS 
buffer layer has been demonstrated in glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device 
configuration using all-electrodeposited ZnS, CdS and CdTe layers, which resulted in a 
conversion efficiency of 10.4% (Echendu and Dharmadasa, 2015). Based on the optimisation 
of layer thickness and post-growth treatment, the work presented in this communication is an 
improvement on the previous work and conversion efficiency up to ~14.18% was achieved. 
2 Experimental details 
2.1 Sample preparation 
All the chemicals, substrates and electrodes used in this study were procured from Sigma 
Aldrich Ltd, UK. To achieve the glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device, all the 
semiconductor layers were cathodically electroplated using a 2-electrode configuration 
incorporating high purity carbon anode and glass/FTO cathode (Dharmadasa et al., 2017). 
The working electrode is graded TEC7 with sheet resistance ~7 Ω/sq. Prior to electroplating, 
the glass/FTO substrates were ultrasonic cleaned in soap solution bath for ~15 min. 
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Afterwards, the substrates were rinsed with deionised (DI) water, dried in a stream of 
nitrogen gas and degreased using acetone and methanol. The substrates were immediately 
rinsed in DI water and attached to the cathode rod using polytetrafluoroethylene tape and 
finally rinsed in DI water prior to its transfer to the electrodeposition bath. 
50 nm thick n-ZnS buffer layer was electroplated on the glass/FTO substrates from an 
electrolytic bath containing zinc sulphate monohydrate (ZnSO4⸱H2O) of 99.9% purity and 
ammonium thiosulphate ((NH4)2S2O3) of 98% purity as zinc and sulphur precursors 
respectively. The electrolytic bath was prepared by dissolving 0.2 M ZnSO4⸱H2O and 0.2 M 
(NH4)2S2O3 in 400 ml DI water. For this work, the n-ZnS layers were grown at 1425 mV 
close to the p-to-n conduction type transition voltage (Vi) at a bath temperature of 30±2℃ and 
pH of 4.00±0.02. The full details of similar ZnS electrodeposition is documented in reference 
(Madugu et al., 2016). The glass/FTO/n-ZnS layers were heat treated in air at 300℃ and air-
cooled afterwards. It should be noted that the n-ZnS conduction type which is retained after 
heat treatment (Madugu et al., 2016).  
The CdS window layers were electrodeposited on the post-growth treated glass/FTO/n-ZnS 
layers. An electrolytic bath containing 0.3 M hydrated cadmium chloride (CdCl2⸱xH2O) 
with 99.99% purity and 0.03 M ammonium thiosulphate ((NH4)2S2O3) with 98% purity in 
400 ml of DI water. 65 nm thick CdS was deposited at a pre-optimised cathodic voltage of 
1200 mV at a bath temperature of 85±2℃ and pH of 2.50±0.02. The deposited glass/FTO/n-
ZnS/n-CdS configuration was CdCl2 treated at 400℃ in air, air-cooled and rinsed afterwards 
prior to n-CdTe layer deposition. Details of similar CdS layer deposition and optimisation has 
been published in the literature (Abdul-Manaf et al., 2015). It should be noted that provided 
CdS is not extrinsically dope p-type, CdS remains n-type due defects related to Cd 
interstitials and S vacancies in CdS layers (Sathaye and Sinha, 1976; Wu et al., 2010) under 
intrinsic conditions.  
From the electrolytic bath containing 1.5 M cadmium nitrate tetrahydrate (Cd(NO3)2⸱4H2O) 
of 99.0 % purity and 0.0023 M tellurium dioxide (TeO2) in 400 ml of DI water. 1150 nm 
thick n-CdTe layers were electrodeposited at 1400 mV on the glass/FTO/n-ZnS/n-CdS 
substrate at a bath temperature of 85±2℃ and pH of 2.00±0.02. Details of full characterisation 
of similar CdTe layers has been documented in the literature (Salim et al., 2015). After 
growth, the glass/FTO/n-ZnS/n-CdS/n-CdTe configuration was treated using 
CdCl2+Ga2(SO4)3 (GCT) at 430℃ for 20 min in air atmosphere (A.A. Ojo et al., 2017). Prior 
to the GCT, the CdCl2+Ga2(SO4)3 solution was prepared using aqueous solution containing 
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0.1 M CdCl2 and 0.05 M Ga2(SO4)3 in 20 ml plus 2.5 ml of concentrated HCl acid to initiate a 
reaction leading to gallium chloride (GaCl3).  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 1: Typical optical absorption curves, SEM micrographs and XRD diffractions for post-growth 
treated (a-c) ZnS, (d-f) CdS and (g-i) CdTe layers produced by electrodeposition. 
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The main highlights of the gallium incorporation are the dissolution and out-diffusion of 
tellurium precipitation in CdTe (Fernández, 2003; Sochinskii et al., 1993). Further to this, 
increase in donor concentration with the incorporation of Ga atoms in Cd sites (GaCd) plus 
release of free electrons  and further improvement in fabricated device properties, 
recrystallization of the crystal lattice  were documented amongst others (A.A. Ojo et al., 
2017; Ojo and Dharmadasa, 2017; Olusola et al., 2017). 
Figure 1 (a-c) shows the graph of absorbance square against photon energy, SEM micrograph 
and XRD diffraction of ZnS, (d-f) for CdS and (g-i) for CdTe. Prior to metallisation, acid 
etching of the glass/FTO/n-ZnS/n-CdS/n-CdTe layers were performed using a solution 
containing K2Cr2O7 and concentrated H2SO4 for acid etching and an aqueous solution 
containing NaOH and Na2S2O3 was utilised for alkaline etching for 2 s and 2 min 
respectively to improve the metal/semiconductor contact (Dharmadasa et al., 1987). The 
glass/FTO/n-ZnS/n-CdS/n-CdTe layers were rinsed in DI-water in-between etching and 
afterwards. The glass/FTO/n-ZnS/n-CdS/n-CdTe layers were transferred to a high vacuum 
system in order to deposit 100 nm thick Au contacts of 2 mm diameter on the glass/FTO/n-
ZnS/n-CdS/n-CdTe configuration.  
2.2 Graded bandgap configuration 
Figure 2 shows the resulting glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device band diagram based 
on the knowledge harnessed from the literature on the conduction type of incorporated 
semiconductor layers after post-growth treatment (Abdul-Manaf et al., 2015; Madugu et al., 
2016; Salim et al., 2015). Also incorporated in Figure 2 is the Fermi level pinning position at 
the n-CdTe/metal interfaces (Dharmadasa et al., 1998). 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2: A typical band diagram of glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device 
configuration. 
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As shown in Figure 2, the incorporation of ZnS buffer layer to the CdS/CdTe architecture 
results in the formation of n-ZnS/n-CdS/n-CdTe graded bandgap (GBG) device structure in 
addition to providing a smoother surface for CdS to grow. It should be noted that in-between 
successively deposited semiconductor layers the formation of ZnxCd1-xS and CdSxTe1-x is 
attributed to the interdiffusion of elemental Zn & Cd (Oladeji and Chow, 2005) and S & Te 
(Li et al., 2014) respectively during the annealing process.  
Asides from the incorporation of semiconductor layers with different bandgap energies, the 
formation of the ternary compounds also participate in the bandgap grading due to the 
continuous band bending. It should be noted that the main electric field in the explored 
glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device architecture is formed at the large Schottky 
barrier (SB) at the n-CdTe/Au (semiconductor/metal) interface. The depletion region which 
propagates across all the layers as depicted by the continuous band bending in Figure 2 is 
responsible for the effective separation of the photogenerated e-h pairs to avoid 
recombination. Other advantages of the GBG configuration includes increase in the 
possibility of harnessing photons across the UV, Vis and IR regions of the solar spectrum, 
reduction/elimination of thermalisation of “hot carriers” due to shared photon absorption at 
different regions of the solar cell (Dharmadasa et al., 2011) and the improvement of electron-
hole (e-h) pairs collection due to the presence of continuous electric field (or depletion width) 
spanning the whole width of the entire thickness of the solar cell to reduce recombination and 
generation (R&G) process (Dharmadasa, 2013). Additionally, Dharmadasa et al (Dharmadasa 
et al., 2015, 2011) also demonstrated the possible incorporation of impurity photovoltaic 
(PV) effect and impact ionisation in GBG solar cell configuration to reduce R&G and further 
increase photo-generated current density. 
One of the major challenges of the n-CdTe/Au junction is the presence of defect levels 
(Dharmadasa et al., 1989; Sobiesierski et al., 1988) within the CdTe bandgap and the pinning 
of the Fermi level at one of the five experimentally observed defect levels (Dharmadasa et al., 
1998). Literature shows that the richness of Cd in CdTe pins the Fermi level close to the 
valence band and resulting into higher barrier heights (Williams and Patterson, 1982).   
2.3 Experimental technique 
The main characterisation techniques utilised for the exploration of the electronic properties 
of the glass/FTO/n-ZnS/n-CdS/n-CdTe/Au devices are the current-voltage (I-V) and the 
capacitance-voltage (C-V) characteristic curves. It should be noted that robust technique such 
as Hall-effect measurement could not be utilised due to the presence of lower resistance path 
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of the underlying FTO substrate. The I-V characterisations under both dark and illuminated 
condition were carried out using fully automated Rera Solution PV simulation system. The 
system was calibrated using a standard reference cell RR267MON prior to measurements. 
The C-V measurements were carried out using fully automated HP system at a detector signal 
frequency of 1 MHz. For both the I-V and C-V measurements, the explore bias range was set 
between -1.0 V and +1.0 V at 300 K. 
3 Assessment of fabricated devices 
For the glass/FTO/n-ZnS/n-CdS/n-CdTe/Au devices under investigation, the I-V 
measurements were performed under both dark and AM1.5 illuminated conditions.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3: I-V characteristics of glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device architecture 
under dark condition plotted in (a) Log-linear and (b) Linear-linear scales and (c) I-V plotted 
under AM1.5 condition for the cell with a conversion efficiency of 14.18%. 
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Under I-V dark condition, parameters such as the shunt resistance Rsh, series resistance Rs, 
rectification factor RF, reverse saturation current Io, ideality factor n, and the barrier height ɸb 
were derived, while the effective Richardson constant (A*) for CdTe was calculated to be 12 
Acm
-2
K
-2
. While under AM1.5 illuminated condition, parameters such as short-circuit current 
density Jsc, open-circuit voltage Voc, fill-factor FF and efficiency η were determined. 
Figure 3 (a-b) shows the I-V curve of glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device 
architecture under dark condition plotted in log-linear and linear-linear scales, while Figure 3 
(c) shows the I-V plotted under AM1.5 condition. The summary of the obtained electronic 
parameters of the glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device is summarised in Table 1. 
From observation, the dark I-V section of Table 1 shows high Rsh value for the glass/FTO/n-
ZnS/n-CdS/n-CdTe/Au device under consideration. This observation indicates the absence of 
shunt path which might be due to the incorporation of the ZnS and/or the quality of the 
electroplated semiconductor layer as regards to the inclusion of voids, gaps, high dislocation 
density within the semiconductor material (Soga, 2004).  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Table 1: Summary of device parameters obtained from I-V (both under illuminated and dark 
conditions) and C-V (dark condition) for and glass/FTO/n-ZnS/n-CdS/n-CdTe/Au solar cell. 
I-V measurement under dark condition 
Rsh (kΩ) >100 
Rs (Ω) 470 
log (R.F.) 4.8 
Io (A) 1.0×10
-9
 
n 1.60 
Φb (eV) >0.82 
I-V measurement under AM1.5 illuminated condition 
Isc (mA) 1.07 
Jsc (mAcm
-2
) 34.08 
Voc (mV) 730 
Fill-factor 0.57 
Efficiency (%) 14.18 
DC and C-V measurements under dark condition 
ρ×103 (Ω.cm) 1.13 
(ND-NA) (cm
-3
) 7.79×10
14
 
(EC-EF) eV ~0.17 
Vbi (eV) 1.1 
Co (pF) 280 
W (nm) 1092.2 
µ (cm
2
V
-1
s
-1
) 7.07 
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The observed Rs value of 470 Ω is still considered quite high for this device. Further 
reduction is required to further increase the FF and the resulting conversion efficiency. The 
device also shows excellent log(RF) value greater than 3 orders of magnitude which is one of 
the characteristic property of high-efficiency solar cell (Dharmadasa, 2013). Furthermore, the 
observed n which lies in-between 1.00 and 2.00, which indicates that the current transport 
mechanism of the device is dominated by both thermionic emission and recombination & 
generation (R&G) processes in parallel (Sze and Ng, 2006). It should be noted that the n 
value of 1.00 and 2.00 indicate the domination of the current transport mechanism with 
thermionic emission and R&G respectively. While for n>2.00, the current transportation 
mechanism is not limited to thermionic emission and (R&G) but also due to the tunnelling of 
high energy electron through the barrier height (Verschraegen et al., 2005), which in turn 
causes a reduction in the barrier height ɸb. It should be noted that the actual potential barrier 
height may exceed the estimated ɸb of >0.82 eV which is being influenced by the high n of 
1.60. 
Under AM1.5 illumination condition, the calculated highest conversion efficiency η observed 
was 14.18% owing to the Jsc of 34 mAcm
-2
, Voc of 730 mV and FF of 0.57 obtained from the 
I-V curve. It should be noted that the high Shockley–Queisser limit of Jsc for single p-n 
junction (Shockley and Queisser, 1961) has been exceeded due to the multilayer graded 
bandgap configuration (Vos, 2000). 
The capacitance-voltage (C-V) technique was performed to determine important device and 
material characteristics such as capacitance at zero bias Co, depletion layer width at zero bias 
(W), Fermi level position (EC-EF), built-in potential (Vbi), doping concentration of the 
material (ND-NA), barrier height Φb and charge carrier mobility (µ﬩) of the glass/FTO/n-
ZnS/n-CdS/n-CdTe/Au device.  
Figure 4 (a) shows the C-V characteristics of glass/FTO/n-ZnS/n-CdS/n-CdTe/Au device 
architecture under dark condition and Figure 4 (b) show the Mott-Schottky plot under dark 
conditions for the cell with a conversion efficiency of 14.18%. With reference to Figure 4 (a), 
a fairly constant capacitance of ~280 pF was observed along the reverse bias region, through 
the Co up to ~0.5 V in the forward bias region. The fairly constant capacitance of the C-V 
curve is a clear indication that the device is fully depleted, in other words, the depletion width 
W is fairly similar to the thickness of the device at reverse bias region up to ~0.5 V in the 
forward bias region. For the device under investigation, the depletion width of 1092 nm at 
zero bias was calculated using equation (1) which is comparable to the device thickness of 
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~1150 nm. Above 0.5 V in the forward bias region, the capacitance increases with increase in 
forward bias voltage, resulting in a gradual reduction of the depletion width.  
 
From the Mott-Schottky plot (see Figure 4 (b)) and equations (2)-(4), both the Vbi and (ND-
NA) can be determined. Similar to the C-V plot, a fairly constant C
-2
 capacitance was also 
noticeable in the Mott-Schottky plot (see Figure 4 (b)) from which the doping of the 
semiconductor layer cannot be evaluated. But above the ~0.5 V under forward bias condition, 
the calculated (ND-NA) of 7.79×10
14
 (cm
-3
) is mainly within the n-CdTe layer.  
where capacitance is C, built-in potential is Vbi, reverse bias voltage is VR, the contact area is 
A, the electronic charge is e, the permittivity of free space is εo, semiconductor permittivity is 
εs and relative permittivity (or dielectric constant) is εr. The εr value was taken to be 11 
(Strzalkowski et al., 1976), while, the obtained gradient from the intercept of the Mott-
Schottky plot shown in Figure 4 (b) was incorporated into equation (3).  
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The calculated ND of 7.79×10
14
 cm
-3
 and Vbi of ~1.1 eV falls within the region corresponding 
to the high-efficiency CdTe devices (~1.0 × 10
14
 to 5 × 10
15
) cm
-3
 as documented in the 
literature (Britt and Ferekides, 1993; Ojo and Dharmadasa, 2016; Potlog et al., 2003). 
The effective density of states in the conduction band (Nc) was calculated to be 7.92×10
17
 cm
-
3
 using equation (5), where, k represents the Boltzmann’s constant, me
*
 represent the effective 
electron mass, T represents the temperature, and h represents the Plank's constant. With the 
assumption that all donor atoms (ND) are ionised (n≈ND) at room temperature, the charge 
carrier mobility µ﬩ calculated using equation (6) is 7.07 cm
2
V
-1
s
-1
.  
4 Conclusion 
The work presented in this communication successfully demonstrate the improvement of 
conversion efficiency by further optimisation of ZnS and CdS layer thicknesses and post-
growth treatment with respect to the reference (Echendu and Dharmadasa, 2015). The 
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conversion efficiency of 14.18%. 
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explored n-n-n+SB architecture incorporating n-ZnS buffer layer for CdS/CdTe- based 
devices show prospect of achieving even higher conversion efficiency. The utilisation of 
graded bandgap configuration and incorporation of large bandgap ZnS buffer layer increases 
the possibility of harnessing high energy photons both from the blue-end the red-end of the 
solar spectrum. The main highlight of graded bandgap solar cells is the short-circuit current 
density. It is therefore evident that improvements in other device parameters such as the 
reduction in Rs which will further improve the FF and η% are still required. Work is ongoing 
on the exploration of CdTe layer doping and other graded bandgap structure incorporating p-
type buffer layer to further improve the electronic property of fabricated GBG devices.  
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